skip to Main Content


HDL Design House invites you to join us at the SemIsrael Tech Webinar on Tuesday, February 22, 2022. This webinar will feature 16 expert presentations on various topics and live Q&A.

HDL Design House will be presenting the following:

Tuesday, February 22 at 14:45-15:15 (IST = GMT+2)

Milos Capin, Analog Engineer

“Analog Design Flow and Porting: an Overview”

Increasing complexity of SoC designs and shrinking of process nodes has enabled the implementation of very sophisticated digital designs with increasing number of gates. However, analog design plays a very important role in SoC design. Apart from dedicated analog integrated circuits, IPs including voltage regulators, PLLs, transceivers, etc. are vital building block of almost any SoC design. This presentation will be an overview of some basic steps and problem associated with the analog design.


About Milos Capin:

Milos Capin is Analog Engineer at HDL Design House more than 7 years. He is an expert in domain of SoC Analog Design. He has experience in analog and mixed signal IC design in various technology nodes, working on 180nm HV planar node down to the most advanced nodes. Through the past, our analog team of engineers gained experience in design of different analog modules used in the variety of applications from HV automotive to High-Speed SERDES, such as: PLL, Bandgap reference, ADC, LDO, OpAmp, USB PHY etc.


If you have any question, please contact Nina Spasojevic, HDL DH Marketing Manager,

Registartion is FREE –> Click here


Back To Top